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Void Detection in Dielectric
Films Using a Floating Network
of Substrate-Embedded
Electrodes
A sensor is developed for simple, in situ characterization of dielectric thermal interface
materials (TIMs) at bond line thicknesses less than 100 lm. The working principle is
based on the detection of regions of contrasting electric permittivity. An array of long,
parallel electrodes is flush-mounted into each opposing substrate face of a narrow gap
interface, and exposed to the gap formed between the two surfaces. Electrodes are ori-
ented such that their lengthwise dimension in one substrate runs perpendicular to those
in the other. A capacitance measurement taken between opposing electrodes is used to
characterize the interface region in the vicinity of their crossing point (junction). The
electric field associated with each electrode junction is numerically simulated and ana-
lyzed. Criteria are developed for the design of electrode junction geometries that localize
the electric fields. The capacitances between floating-ground electrodes in the electrode
sensor configuration employed give rise to a nontrivial network of interacting capacitan-
ces which strongly influence the measured response at any junction. A generalized solu-
tion for analyzing the floating network response is presented. The technique is used to
experimentally detect thermal grease spots of 0.2mm to 1.8mm diameter within a 25lm
interface gap. It is necessary to use the generalized solution to the capacitance network
developed in this work to properly delineate regions of contrasting permittivity in the
interface gap region using capacitance measurements. [DOI: 10.1115/1.4028075]
Keywords: thermal interface, capacitance, impedance, thermal grease, TIM, nondestructive,
tomography
1 Introduction
Within the thermal management architecture of modern elec-
tronic systems exist numerous component interfaces between
chip, heat spreader, and heat sink layers, which often contribute a
significant portion of the overall package thermal resistance. The
medium used in these gaps must provide minimal thermal resist-
ance uniformly across the entire interface for reliable perform-
ance. Dielectric TIMs are often employed in order to allow direct
contact of the TIM with devices without risk of electrical interfer-
ence, avoiding the need for intermediate passivation layers. Com-
mon problems encountered with TIMs include voiding, cracking,
and pump-out during thermal cycling. The performance character-
ization of these materials is crucial to their optimized use in elec-
tronics applications. Many challenges confronted in the thermal
management of modern electronics systems are discussed in
Garimella et al. [1].
Various nonintrusive means have been used to characterize the
quality of TIM layers, such as acoustic microscopy [2,3] and X-
ray methods [3]. An infrared microscopy technique to characterize
a TIM layer through a silicon wafer was demonstrated by Hu
et al. [4]. Thermography techniques [5,6] may be used to charac-
terize the transient thermal response of an interface, and thus infer
the existence and location of voids. High-resolution methods,
such as scanning electron microscopy [3], have also been applied
to TIM layers. Although the above techniques provide microscale
or nanoscale resolution, the necessary equipment, sample
preparation, and expertise required for these methods may be pro-
hibitive in many industrial applications.
For applications where millimeter-scale defect detection is suf-
ficient, a TIM layer characterization methodology that compro-
mises spatial resolution in return for ease of implementation is
highly desirable. Islam et al. [7] conducted an experimental inves-
tigation showing that void fractions of 30% or higher may occur
during thermal cycling of many common TIMs; nonintrusive
millimeter-scale TIM void detection would be valuable in such
cases. The technique developed in the present work is amenable
to implementation in rapid in situ measurements during TIM com-
pression and thermal cycling, creating a time-dependent map of
the TIM layer.
A method for characterizing dielectric interfaces by means of a
set of discrete capacitance measurements made over the interface
area is proposed here. This map of capacitances is obtained using
two sets of orthogonal electrode arrays embedded flush in the sub-
strate on either side of the TIM layer. The electrode arrays form a
rectangular grid of electrode junctions for capacitance measure-
ment. The sensor creates a two-dimensional map of the interface
based upon a series of individual measurements between pairs of
opposing electrodes across the interface gap. In this work, the
media filling the interface region is considered to have a binary
distribution, where the dielectric constants of each phase (TIM
and void) are known a priori. Void regions that are too small to
bridge the interfacial gap are unlikely to be detected by the
method. The problem formulation and boundary conditions for
the current approach are fundamentally different from three-
dimensional capacitance tomography where phases are recon-
structed based on combinatorial actuation of multiple electrodes
around the periphery.
The proposed sensor is instead similar to the wire-mesh concept
first introduced by Prasser et al. [8], which utilized the electrical
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resistance at each crossing point of perpendicular wires to identify
the local phase in a cross section of two-phase flow. Da Silva
et al. [9] extended the technique to purely dielectric flows using
the capacitance measured at each crossing point. In their wire
mesh sensor, the wire electrodes were 0.12mm in diameter, and
spaced at a pitch of 3.12mm. Wire mesh sensors can produce
images of bubbles in real time through signal measurement at a
higher frequency than the timescale of flow dynamics [9–11].
They have also proven useful for characterization of trickling
flows in packed beds [12,13]. Comparisons to capacitance tomog-
raphy applied to the cross section of 6.7 and 10 cm pipes [13,14]
have demonstrated an advantage in spatial resolution with the
wire mesh, for which the resolution corresponds to the electrode
pitch. Paranjape et al. [15] demonstrated that bulk impedance
could be used to characterize the void fraction of two-phase flow
within a 0.78mm square microchannel. With respect to thermal
interfaces, capacitance has been used with a spectroscopy tech-
nique utilizing a single electrode to detect flaws in an insulating
layer [16,17]. In this paper, the perpendicular-array wire mesh
sensor concept is adapted for characterization of a dielectric TIM
layer. This capacitance mapping technique presents a new method
of in situ characterization to aid in void detection and the under-
standing of time-dependent TIM behavior.
2 Description of Sensing Approach
The proposed sensing device operates with a thermal interface
surrounded by two nonconductive substrates. One of the sub-
strates contains N long parallel electrodes that are polished flush
with the surface facing the TIM. The second substrate contains M
electrodes that are identical to the first set, but rotated such that
the electrode arrays are turned at right angles to each other as
shown in Fig. 1. The gap between the substrates is thus bounded
on each side by a series of electrodes, with the electrode surfaces
directly exposed to the TIM. The crossing points of pairs of per-
pendicular electrodes are hereafter referred to as junctions.
In this study, the configuration in Fig. 1 is investigated for the
case where two materials of different dielectric constant fill the
interface region. If the design conditions in this study are met, the
capacitance measurement obtained by actuating any junction pro-
vides information about the junction region (i.e., of the region of
the interface material contributing to the measured capacitance at
that electrode junction). By measuring the capacitance at all junc-
tions sequentially, the relative distribution of dielectric materials
may be mapped, providing a means for void detection in real
interfaces.
3 Single Junction Analysis
The behavior of the electric field at any given junction must be
understood in order to characterize the behavior of the system.
Electric field characteristics at the junction are investigated
through numerical simulation. In the absence of physical charges
within the gap, the field is governed by the simplified form of
Gauss’s Law,
r  E ¼ 0 (1)
where the electric field is given by
E ¼ ru (2)
Thus, the distribution of electric potential is governed by the Lap-
lace equation for electric potential
Du ¼ 0 (3)
The domain of interest consists of the volume defined by the
height of the interface gap H, and length of electrodes in both
directions L, as shown in Fig. 2. The underside of the top electrode
and the top surface of the bottom electrode are illustrated as two-
dimensional surfaces on the boundary of the domain.
The boundary conditions used in the simulation are shown in
Fig. 2. The electrode surfaces are held at a constant voltage, while
a zero flux condition is imposed on the surrounding boundaries.
The volume is discretized with regularly spaced nodes throughout.
Due to the extreme aspect ratio of the domain, the resolution of
cells in the z direction dictates the mesh size required for grid in-
dependence. A grid-independence study indicated that six cells
along the z direction are sufficient to resolve the voltage gradient
through the gap. Meshes of between 25,000 and 600,000 cells
were used for a one-quarter symmetry section of the domain. A
sample case is illustrated in top view in Fig. 3. The surface of the
top electrode in this one-quarter domain is shaded and corre-
sponds to the contour plot of the electric field in Fig. 4.
After calculating the distribution of electric potential, the
capacitance of the junction is calculated as an integral over the







The electric field and capacitance per unit length are shown for
the example geometry in Fig. 4. The capacitance is concentrated
near the junction. The length of the localized region of the electric
field, pmin, is defined as the length along the electrode wherein a
chosen threshold of the total capacitance is obtained (see Fig. 3).
In Fig. 4, a chosen threshold of 95% is indicated, signifying that
95% of capacitance (area under the curve) occurs to the left of
this point.
A nondimensional characterization of an electrode pair may be
used to correlate the capacitance value obtained from the geome-
try illustrated in Fig. 2 for any case. The distribution of capaci-
tance over the electrode is a function of the total electrode length
Fig. 1 Schematic diagram of proposed device configuration
for characterization of dielectric interfaces
Fig. 2 Domain of interest for a single electrode pair, composed
of the gap region between two substrates
041008-2 / Vol. 136, DECEMBER 2014 Transactions of the ASME
Downloaded From: http://asmedigitalcollection.asme.org/ on 09/23/2014 Terms of Use: http://asme.org/terms
L, the gap size H, the electrode width w, and the dielectric con-
stant e. Using the electrode width as the length scale, the dimen-
sionless capacitance is given by
C
ew
¼ f g;Kð Þ (5)
where g and K stand for the dimensionless gap H/w, and the
dimensionless electrode length L/w, respectively. As part of the
investigation of electrode behavior for this study, simulations for
various values of g and K were carried out to characterize the
design space of the gap and electrode geometry. Figure 5 shows
the results for various geometries. For cases where the dimension-
less gap width g, is greater than 0.1, the capacitance of the elec-
trode pair is substantially greater than for an ideal parallel-plate
capacitor of area ww. This indicates that regions of the elec-
trode surfaces beyond the immediate vicinity of the junction have
significant influence on the electric field in the interface gap, and
contribute substantially to the overall capacitance.
For practical applications, electrode configurations with closely
spaced junctions are desired so that the sensor exhibits near-
uniform sensitivity across the entire interface; however, the sensor
is most useful for creating a map of the material distribution if
each junction exhibits dependence on only one isolated region of
the interface gap, with no overlap with corresponding regions
from adjacent junctions. For this reason, junctions should be
spaced to allow for independence of electric fields to a desired
(threshold) extent; this requirement is referred to as the localiza-
tion criterion. The capacitive response of a junction corresponds
to the interfacial dielectric material(s) present in the pmin pmin
region centered at the junction, termed the detection zone, as
shown in Fig. 3. The localization criterion may be satisfied
through design of the electrode pitch p to be large enough to pre-
vent the detection zones of adjacent junctions from overlapping.
Hence, pmin defines not only the detection zone, but the minimum
electrode pitch allowed by the criterion.
The detection zone length, or minimum electrode pitch pmin, is
normalized against the electrode width w, and the normalized
quantity is denoted kmin. As with overall capacitance, kmin must
be a function of gap size g and electrode length K. Although the
minimum physical limit of k is unity, corresponding to an elec-
trode pitch being equal to the electrode width, a stricter limitation
is imposed by the localization criterion. Figure 6 shows the
dimensionless minimum electrode pitch allowed by a 95% local-
ization criterion predicted by the simulation as a function of gap
Fig. 3 Top view of domain of interest for sample case
(L5 5mm; H5 0.25mm; w5 1mm; pmin5 3.37mm). The shaded
region of the top electrode surface corresponds to the contour
plot in Fig. 4.
Fig. 4 Top: contour plot of electric field on the lower surface of
the top electrode. The one-quarter domain is shown corre-
sponding to the shaded region in Fig. 3. Bottom: dependence
of capacitance along the electrode length.
Fig. 5 Plot of dimensionless capacitance versus normalized
gap thickness g for several values of normalized electrode
length K. The behavior of an ideal parallel-plate capacitor of
areaw3w is shown for comparison.
Fig. 6 Minimum pitch for parallel electrodes normalized such
that a value of 0 corresponds to an electrode pitch equal to the
electrode width, and a value of 1 correspond to an electrode
pitch equal to the electrode length. The results are shown for
several values of electrode length K as a function of gap
thickness.
Journal of Electronic Packaging DECEMBER 2014, Vol. 136 / 041008-3
Downloaded From: http://asmedigitalcollection.asme.org/ on 09/23/2014 Terms of Use: http://asme.org/terms
size. The minimum pitch allowed by the criterion approaches the
electrode width for narrow gaps (g 1). For 0.2< g< 1, the detec-
tion zone encompasses nearly the entire electrode (kmin ! K). For
such a system, the localization criterion only allows a single junc-
tion to represent the entire L L area of the interface, leading to
poor resolution.
In order to design a system where many junctions may be
accommodated over an interface while satisfying the localization
criterion, the electrode width must be large compared to the inter-
facial gap that must be characterized. Only when this condition is
met can the minimum electrode pitch be reduced to a reasonable
fraction of the electrode length. The number of junctions that may
be placed across the length of an electrode must satisfy
M  Kn=kn; N  Km=km (6)
where the subscripts n and m are used to refer to the first substrate
with N electrodes and the second substrate with M electrodes,
respectively (see Fig. 1). With an NM array of electrode junc-
tions, the interfacial region may then be characterized by capaci-
tance readings taken from each pair of electrodes.
In contrast to wire mesh sensors, where the intrusive electrodes
are kept very narrow (0.12mm) with their spacing being large in
relation (3.12mm) [9], the rectangular, surface-mounted electro-
des in the sensor design proposed here should be comparatively
wide and spaced as closely as the localization criterion allows. By
this means, the large active surface area of the electrodes will
allow for greater sensitivity by creating a larger nominal capaci-
tance, against which variations produced by even small voids may
be detected. This design advantage is not possible for wire meshes
inserted into fluid flows, because the physical intrusiveness of
large electrodes would disrupt the flow.
4 Capacitance Network Model
4.1 Problem Formulation. This work considers capacitance
measurements between two electrodes on opposite substrates (i.e.,
active electrodes), where no grounding is used for all other elec-
trodes (i.e., inactive electrodes). Thus, the capacitance measured
at any junction is indicative of the junction capacitance plus any
additional capacitance contributions from neighboring regions
throughout the floating system. This approach is in contrast to the
active reduction of crosstalk for the wire mesh sensors in Ref. [9].
When inactive electrodes are allowed to float, significant inter-
actions occur between the capacitances at all electrode junctions
as well as those between parallel electrodes. Thus, all capacitan-
ces present in the system contribute to the measured capacitance
of any given electrode pair at a junction. Understanding the
behavior of the network of capacitors created by the circuit is nec-
essary to match experimentally obtained measurements with
theory, and ultimately, to produce a robust system where anoma-
lies in the dielectric distribution may be identified and void
regions detected.
Consider the basic system of two pairs of parallel electrodes
shown in Fig. 7. Peripheral capacitance pathways, besides the one
at the actuated junction, result in an effective network of capaci-
tors, of which only the overall effective capacitance may be
directly measured. The solid arrow indicates the region of the
desired capacitance value, while the other arrows represent
peripheral capacitances created by the electrode configuration.
These include capacitances between parallel electrodes (Cni and
Cmj) and junction capacitances other than the active junction (Cij
where i 6¼ h and j 6¼ k). Two simplifying assumptions are made in
this type of model: (1) only capacitances between proximate elec-
trodes are considered, but some capacitance exists between a
given electrode and every other electrode in the system; (2) the
sidewall capacitances (Cni, Cmj) and junction capacitances (Cij)
are modeled as independent. For modeling purposes, these
approximations capture first-order effects.
The components illustrated in Fig. 7 all contribute to the meas-
ured capacitance between the active electrodes, and together, con-
stitute a large network. This network is illustrated in Fig. 8 for a
5 5 junction array, and described in generalized terms for an
MN system. No groupings of either parallel or serial capacitors
can be identified which would simplify the system.
Solution of this circuit requires the use of Kirchoff’s conserva-
tion laws, where the capacitors contribute imaginary impedances
to the circuit. Voltage conservation through each pathway from V1
to V2 providesMN equations describing the circuit





Conservation of current is used at each of NþM nodes to com-
plete the mathematical description of the circuitX
Iin  Iout ¼ 0 (8)
The resulting system of coupled MNþNþM equations must be
solved simultaneously to obtain the imaginary currents through
each capacitor.
Fig. 7 Schematic diagram of a two-by-two system of electro-
des. The desired capacitance measurement junction is shown
as a solid black arrow.
Fig. 8 Circuit network created by an M3N array of electrodes.
For the case shown, M5N55, h5 2, and k5 4.
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4.2 Network Model. A generalized solution method for the
coefficient matrix describing the linear system of equations for
any given N, M, h, and k, for the actuated electrode pair, h–k is
presented here.
First, the system matrix A is defined as a square MNþMþN
matrix (see Fig. 9), where the first MN columns represent coeffi-
cients of the unknown imaginary currents Ii,j through the junction
capacitors Cij. The j index is nested within i index. The next N 1
columns represent coefficients of the unknown imaginary currents
Ini, through the side capacitors Cni. The next M 1 columns rep-
resent coefficients of the currents Imj, through the side capacitors
Cmj. The final two columns hold coefficients of the unknown inlet
and outlet currents Isys,in and Isys,out. The first MN rows of the
matrix correspond to the voltage loops that begin at V1 and end at
V2, traveling through capacitor Cij, as described by Eq. (7). The
indexing is performed as for the columns, forming diagonal ma-
trix D. The next N rows are used to perform the current balances
at all side nodes 1–N, and the final M rows are used to perform the
current balances at the j nodes, 1–M, as described by Eq. (8). The
system matrix is conveniently shown as consisting of the six sub-
matrices D, P, Q, R, S, and T in Fig. 9.
A brief description of each submatrix is presented here. The di-
agonal matrix D contains coefficients describing the imaginary
impedance at every junction. The matrices P and Q contain
entries representing the impedance resulting from the capacitance
existing between parallel electrodes on the n side and m side,
respectively. The MþN electrodes in the system are modeled as
current nodes (all points i and j in Fig. 8), for which ingoing and
outgoing currents must sum to zero. The matrix R contains a
series of positive and negative coefficients of magnitude one,
which represent the contributions of the imaginary currents pass-
ing through the junctions Cij pertaining to these MþN constraints
for current conservation. The matrix S completes the constraints
for current conservation with a series of positive and negative
coefficients of magnitude one, which represent the contributions
of currents passing through the side capacitances Cni and Cmj.
The matrix T contains only two nonzero entries: 1 for the incom-
ing current Isys,in, and 1 for the outgoing current Isys,out. All non-
zero entries of the submatrices may be determined by the
following equations:




ðjxCniÞ1 1  i  Mj for 1  j < h




ðjxCmjÞ1 i j<k for 1 i<k




RNþj;iMþj ¼ 1 1  j  M and 0  i < N (12)
Ri;j ¼ 1 M i 1ð Þ < j  Mi for 1  i  N (13)
Si;i ¼
1 1  i < h




1 2  i  h
1 h < i < k þ N




1 N þ 2  i  k þ N
1 N þ k < i  N þM
(
(16)
TNMþh;1 ¼ 1 (17)
TNMþNþk;2 ¼ 1 (18)
The complete MNþNþM square matrix A describing the net-
work is formed from grouping the matrices in the manner shown
in Fig. 9, which may be written explicitly as
A ¼ D Pj jQð ÞTj RjSð ÞT
 TT (19)
Complete description of the system also requires an MNþNþM
column vector B, which contains the potential difference for the
first MN entries. Vector B completes the voltage loop equations
represented in the first MN rows of A
Bi ¼
V1  V2 1  i  MN
0 MN < i  MN þM þ N
(
(20)
The solution to the system is a vector U containing all imaginary
currents in the network
U ¼ A1B (21)
Letting I represent an MN matrix of the currents passing
through each junction, the values of U are related to I according to
Ii;j ¼ U i1ð ÞMþj (22)
The imaginary currents in I provide one measure of comparison
of the contribution of each junction to the overall capacitance of
the system. As may be seen in Fig. 8, only at the active junction is
the voltage loop characterized by a single capacitance from node
h to node k. For all other pathways between the active nodes, the
current path from node h to node k passes through multiple serial
capacitances, which has the effect of reducing imaginary current.
Thus, for a nominal array where all junction capacitances are
equal, the current in the active junction will be greater than in the
surrounding junctions. When the side capacitances Cni and Cmj
are small, the current through the nonactive junction pathways is
reduced, and the overall capacitance measurement becomes more
representative of the capacitance at the active junction.
The overall network capacitance is the value that may be com-
pared against experimental measurements. Solving for the net-
work capacitance requires the overall system input current. This
current is contained in the penultimate entry of U. As a solution
check, the final entry of U, Isys,out, must be equal to Isys,in in mag-
nitude but opposite in sign
Fig. 9 Layout of the square matrix, A, of dimension
MN1M1N, describing the circuit network. The system is
shown as a compilation of six submatrices.
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Isys;in ¼ UMNþMþN1 (23)
The overall capacitance of the network, as measured through junc-
tion h–k, may now be calculated as
C ¼ Ceqh;k ¼
Isys;in
V1  V2ð Þjx (24)
The equivalent capacitance predicted by the network model may
be directly compared with the experimental value obtained by
actuating the junction h–k. In order to produce a map of theoreti-
cal capacitance readings comprising Ceq, Eqs. (9)–(24) must be
computed for every permutation of h–k in the array.
4.3 Reverse Network Solution. To detect anomalies in the
dielectric distribution in the interface gap, an experimentally
obtained capacitance map of network capacitances, Cx, must be
used to reconstruct the map of actual junction capacitances, C,
where Ceq is approximated as Cx in the model. This requires solv-
ing the network model in reverse. A reverse solution cannot be
explicitly calculated junction-by-junction as done for the for ward
solution. Thus, recovering the capacitance map C requires solving
(MN) (MNþMþN) simultaneous unknown imaginary currents.
Instead of finding an explicit, generalized solution to this problem, it
is solved via an unconstrained optimization routine that utilizes the
search direction update recommended by Fletcher [18], commonly
known as the Broyden–Fletcher–Goldfarb–Shanno (BFGS) method.
The optimization routine searches for the set of MN junction
capacitances (in matrix C) that minimizes the sum of squared
errors between the calculated network solution (matrix Ceq) and
the experimentally obtained capacitance map (matrix Cx). Due to
the approximations inherent in the model, the mathematical
inverse of the network model exhibits a pattern of nonphysical
errors in the recovered C map. If the interfacial gap thickness is
known a priori, then these effects may be accounted for through
introduction of appropriate bounds in the optimization routine.
When such bounds are used, the reverse network model is referred
to as the constrained reverse network model. The bounding tech-
nique is illustrated with experimental data in Sec. 6.
5 Test Unit and Calibration
An experimental test unit was fabricated for validation of the
proposed sensor system using two arrays of five copper electrodes
each, imbedded in transparent acrylic substrates. Figure 10 shows
the test piece. Plastic spacers (not shown) fit between the blocks
to create defined spacing values of 25, 51, 102, 256, and 508lm
(corresponding to 1, 2, 4, 10 and 20mil, respectively). The thick-
ness of the electrodes (resulting in sidewall area depicted in
Fig. 7) is 850 lm, while their width is 640 lm. The simulation
reveals that for this particular test unit: (1) The maximum allow-
able gap thickness for 95% electric field localization while main-
taining independent detection zones is 79lm and (2) for an
interfacial gap of 25lm, a 95% criterion places the detection zone
at exactly the 640 640lm electrode junction area.
The capacitance at each junction is measured with a commer-
cial capacitance sensor (Analog Devices AD7746), at an excita-
tion frequency of 32 kHz. The Evaluation Board software package
associated with the AD7746 is employed for data acquisition. The
manufacturer specification for absolute uncertainty of capacitance
measurements is 64 fF [19].
The capacitance sensor utilizes manual probe contacts that are
connected sequentially to each h–k electrode pair of the test cell.
Fifty consecutive readings are taken, with RMS variation of
0.1 fF. Gap size variability associated with disassembly and reas-
sembly of the test unit is the dominant source of uncertainty, and
ranges from 62 lm for the 25lm gap to 610lm for the 508lm
gap. The sidewall capacitances (entries of Cm and Cn) are
obtained experimentally with the same sensor. Test unit parame-
ters are listed in Table 1. Data obtained for the center junction and
a corner junction with an empty interface gap filled with air are
Fig. 10 Experimental test unit with anM5N5 5 electrode array.
The two acrylic substrates are shown placed flush together.
Table 1 Parameters of the experimental test unit.
Actual Dimensionless
Electrode width w¼ 0.64mm —
Electrode pitch p¼ 1.55mm k¼ 2.38
Electrode length L¼ 30.5mm K¼ 50
Parallel electrode







































Hmax¼ 79lm gmax¼ 0.123
Permittivity of interface e¼ 8.854 1012 F/m er¼ 1.00
Single junction capacitance
(simulation estimate)
153 fF Cm/ew¼ 27
Detection zone at
H¼ 25lm
640 640lm pmin/w pmin/w¼ 1 1
Fig. 11 Comparison of experimental capacitance measure-
ments with predictions from a representative junction simula-
tion and the network model as a function of gap size H
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shown in Fig. 11. The performance of the sensor with an empty
air gap interface is used as a baseline case for comparison with the
grease spot experiments in Sec. 6, as well as for model validation.
A theoretical single junction capacitance, simulated in a domain
corresponding to p¼ 1.55mm in each direction, is used to esti-
mate a theoretical baseline value of 153 fF for Cij to create the
network model curve. The theoretical capacitance of an isolated
junction is also shown to illustrate the disparity between a single
junction capacitance and the floating network capacitance.
The map of readings predicted by the network model using the
theoretical baseline for a 25 micron gap is shown in Fig. 12(a). The
network model captures the magnitude and trends of the experimen-
tal measurements (Fig. 12(b)). The model underpredicts the network
Fig. 12 Theoretical and experimental results for an empty air
gap, H 5 25 lm, in fF: (a) network model results, (b) experimen-
tal results, and (c) model error
Fig. 13 Baseline estimate for empty air gap, H 5 25 lm in fF:
(a) single junction simulation, (b) reverse network model calcu-
lation on experimental data providing the calibrated baseline,
and (c) model error
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capacitance by 10–30%, and overestimates the variation between the
center junction and perimeter junctions. It is noted that the uncer-
tainty in gap size alone is expected to contribute to an error of 3–5%.
The majority of the error observed is attributed to the two simplify-
ing assumptions of the model discussed Sec. 4.1.
As previously mentioned, the theoretical baseline capacitance
of each junction, shown in Fig. 13(a), is 153 fF. However, the
baseline capacitance values calculated by applying the reverse
network model to the experimental measurements (Fig. 13(b))
have a nonuniform distribution. The discrepancy observed
between baseline maps (Fig. 13(c)) is analogous to the discrep-
ancy in network maps (Fig. 12(c)). In order to mitigate model
error, it is recommended that a baseline map of the individual
junction capacitances be obtained by experimental calibration
using an empty gap. This compensates for second-order effects
not accounted for in the network model and avoids the need for
simulation to characterize a typical baseline electrode junction.
6 Thermal Grease Detection With Reverse
Network Model
The test unit is used for identifying the location of small spots
of thermal grease (Laird Tgrease 1500) with a manufacturer-
reported dielectric constant of 5.9 [20], in an otherwise empty
25lm-thick air–gap interface. The analysis approach presented
for this experiment is easily extended to the detection of small
voids in a grease-filled interface. Use of dielectric grease spots
allows easier control in practice for introducing anomalous dielec-
tric regions artificially into the gap, relative to creation of voids in
a grease-filled gap.
The grease spot is applied to one sensor substrate and pressed
against an opposing substrate. After the map of readings is taken,
the top substrate is carefully separated to expose and observe the
grease spot location under a microscope. Microscopic features
visible on the surface of the electrode on the bottom substrate
before and after separation of the substrates are used to calculate
the position of the electrode on the top substrate relative to the
grease region. A circle is fitted to the pixel coordinates of the
grease spot perimeter; the expected resolution of the sensor does
not warrant more refined spatial characterization of the grease
spot. Figure 14 illustrates the top view of an electrode junction
with a grease spot shown before (left) and after (right) the top sub-
strate is removed. During substrate separation, grease retracts
from the original perimeter, but residue defining the original
perimeter of the region is still distinguishable.
Six cases are used to illustrate the capabilities of the sensor.
Cases 1–4 include a grease spot of decreasing size roughly cen-
tered at the middle junction. Case 5 considers a grease spot cen-
tered between two junctions, and case 6 consists of two grease
spots at different junctions. The locations of each circular grease
region as obtained from microscopic imaging are illustrated
graphically in Fig. 15.
To illustrate the data reduction, intermediate stages of analysis
are shown for case 1 in Fig. 16, beginning with the raw capaci-
tance measurements (Fig. 16(a)). The reverse network solution
(Fig. 16(b)) indicates that capacitances for the highlighted junc-
tions are lower than the baseline value with no grease (Fig. 13(b)).
However, for a given gap size, capacitance can only increase due
to the introduction of grease. Although gap size uncertainty could
account for some of this effect, consistent recurrence of this pat-
tern, particularly at the four junctions adjacent to an affected junc-
tion, identifies it as a nonphysical distortion of the reverse
solution due to the approximations inherent in the network model.
Instead of simply reassigning these highlighted junctions their base-
line values, model sensitivity can be enhanced by constraining the
Fig. 14 Photograph of the grease spot for case 2 between the
horizontal electrode underneath and vertical electrode above
(left) and with top substrate removed (right)
Fig. 15 Graphic illustration of grease spots used in the experiment, drawn to scale
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optimization routine with the baseline values as lower bounds. The
BFGS algorithm for unconstrained optimization may still be employed





where (Ci,j)base indicates the baseline value for the junction. In
this way, the optimization variables may range without bound
while the value of Ci,j is bounded at the baseline value. This
implementation of an unconstrained optimization algorithm is
simpler than traditional alternative methods of constrained optimi-
zation. When optimization is constrained, the solution for the map
of junction capacitances is no longer the mathematical inverse of
the network model, but does provide improved physical insight.
Fig. 16(c) shows the results of the constrained reverse network
model for case 1.
The impact of the grease on the dielectric distribution is visual-
ized by subtracting the baseline map of capacitance junctions
(Fig. 13(b)) from the calculated map of capacitance (Fig. 16(c))
for each case. Analysis on all six cases yields the maps of capaci-
tance change shown in Fig. 17.
The smallest grease region centered under an electrode (200lm
diameter, case 4) is clearly detected above the background varia-
tion. The results indicate that submillimeter sensitivity may be
achieved with this technique. In all cases where the grease spots
are centered at electrode crossing points (cases 1–4, 6), the
affected junctions contrast starkly against the background varia-
tion. For the case where the grease region is centered between
junctions (case 5), the nearby detection zones are barely affected.
The grease spot in case 5 is the second largest of the cases consid-
ered and emphasizes that electrode spacing should be as small as
the localization criterion allows in order to properly tessellate
detection zones over the region and minimize the detectable
anomaly size. Case 6 illustrates that the model correctly isolates
multiple anomalies within the interface gap.
A critical aspect of the sensor is the establishment of a proper
threshold for identifying capacitance changes above those
expected from random variation. The background variation for
this set of experiments ranged from 0 to 15 fF; however, this
“noise” is not distributed randomly throughout all cases. The vari-
ability observed in the cases is primarily attributed to uncertainty
in gap size between the baseline case (no grease) and each experi-
mental case. If the gap size of the test case were slightly smaller
than that of the baseline, the processed measurement would ex-
hibit a capacitance increase for all cells, such as in case 5. If the
substrate planes were slightly off parallel, tilting may manifest in
numerical values such as those seen in case 4, where the interface
gap likely narrows from left to right. If the gap size of the particu-
lar case were slightly larger than that of the baseline, the con-
strained reverse model would drive background cells toward their
minimum allowed values, giving the appearance of little or no
background variation, as seen in cases 1 and 2.
7 Conclusion
A simple method for detecting regions of contrasting permittiv-
ity in a thin dielectric interface is proposed using orthogonal
arrays of imbedded parallel electrodes. Fundamental design crite-
ria for the use of the method are discussed in order to ensure that
each capacitance measurement is the result of an electric field that
is localized to the junction region of interest. Neighboring capaci-
tances in the electrode system prevent sensor characterization
using the measured capacitance from a single electrode pair. The
network created by the arrays of electrodes is analyzed and a gen-
eralized solution method for the linear system presented. The
solution to this system has been shown to be in reasonable agree-
ment with experimental measurements. A method for solving the
model in reverse has been outlined, and its utility demonstrated
for processing capacitance measurements used to identify regions
of dielectric contrast in the interface gap. The current apparatus is
useful for identifying dielectric anomalies as small as 200lm in a
25lm thick thermal grease bondline. The technique offers an
inexpensive and practical alternative to more elaborate methods
commonly used for thermal interface characterization.
Fig. 16 Data analysis steps for Case 1 showing capacitance in
fF: (a) experimentally measured values, (b) junction capaci-
tance map obtained by solving the reverse network model
using measured values (junction values lower than the baseline
values in (b) are highlighted in yellow), and (c) junction capaci-
tance map using the constrained reverse network model. The
darkened cell indicates that the junction detection zone con-
tains grease.
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Nomenclature
A ¼ square matrix (NMþNþM)
B ¼ vector (NMþNþM)
C ¼ capacitance
C ¼ matrix (NM) of junction capacitances
Ceq ¼ matrix (NM) of predicted network capacitances
Cm ¼ vector (M 1) of parallel electrode capacitances
Cn ¼ vector (N 1) of parallel electrode capacitances
Cx ¼ matrix (NM) of experimentally observed capacitances
D ¼ diagonal matrix (MNMN)
E ¼ electric field
H ¼ interface gap height
I ¼ imaginary electric current
I ¼ matrix (NM) of junction currents
Im ¼ vector (M 1) of parallel electrode currents
In ¼ vector (N 1) of parallel electrode currents
j ¼ imaginary unit ffiffiffiffiffiffi1p
L ¼ electrode length
M ¼ number of electrodes on second substrate
N ¼ number of electrodes on first substrate
p ¼ electrode center to center pitch
P ¼ system submatrix (MNN 1)
Q ¼ system submatrix (MNM 1)
R ¼ system submatrix (MþNMN)
S ¼ system submatrix (MþNMþN 2)
T ¼ system submatrix (MNþMþN 2)
U ¼ vector (MNþMþN)
V1 ¼ top electrode potential
V2 ¼ bottom electrode potential
w ¼ electrode width
x ¼ matrix of design optimization variables
Greek Symbols
e ¼ permittivity
er ¼ relative permittivity (e/e0)
e0 ¼ permittivity of free space (8.854 1012 F/m)
g ¼ dimensionless gap size (H/w)
k ¼ dimensionless electrode pitch (p/w)
K ¼ dimensionless electrode length (L/w)
 ¼ unit surface normal vector
u ¼ electric potential
x ¼ signal angular frequency
Subscripts
base ¼ baseline value
h ¼ active electrode of first substrate
i ¼ index parameter
in ¼ current direction entering network
j ¼ index parameter
k ¼ active electrode of second substrate
m ¼ substrate containing M electrodes
max ¼ maximum allowed by localization criterion
min ¼ minimum required by localization criterion
n ¼ substrate containing N electrodes
out ¼ current direction exiting network
sys ¼ capacitance network system
Individual matrix and vector entries are written with the
matrix or vector name in nonbold type with identifying
subscripts. For example, Ceqi,j indicates the i,j component
of Ceq.
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